Verilator is a cycle based synthesizable Verilog
hardware design language compiler. It produces
C++ or SystemC output with speeds compariable to
commercial products.
Information regarding Project Releases and Project Resources. Note that the information here is a quote from Freecode.com page, and the downloads themselves may not be hosted on OSDN.
